This mark scheme is published as an aid to teachers and candidates, to indicate the requirements of the examination. It shows the basis on which Examiners were instructed to award marks. It does not indicate the details of the discussions that took place at an Examiners’ meeting before marking began, which would have considered the acceptability of alternative answers.

Mark schemes should be read in conjunction with the question paper and the Principal Examiner Report for Teachers.

Cambridge will not enter into discussions about these mark schemes.

Cambridge is publishing the mark schemes for the October/November 2015 series for most Cambridge IGCSE®. Cambridge International A and AS Level components and some Cambridge O Level components.
1 (a) (i) 00101000 00000011
= 0.0101 \times 2^3 [1]
= 10.1 [1]
= 2.5 [1]

(ii) For a positive number (mantissa starts with a zero) bit after binary point (second bit from left) should be a one [1]

(iii) 00101000 00000011
= 01010000 00000010 [1]

(b) (i) 01111111 0111111 [1]

(ii) 01000000 1000000 [1]

(iii) number will become too large to represent which will result in overflow [1]

(c) Any point 1 mark

0.1 cannot be represented exactly in binary
0.1 represented here by a value just less than 0.1 the loop keeps adding this approximate value to counter until all accumulated small differences become significant enough to be seen [max 3]

2 (a)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Token</th>
<th>Value</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>Counter</td>
<td>60</td>
<td>variable</td>
<td></td>
</tr>
<tr>
<td>1.5</td>
<td>61</td>
<td>constant</td>
<td></td>
</tr>
<tr>
<td>Num1</td>
<td>62</td>
<td>variable</td>
<td></td>
</tr>
<tr>
<td>5.0</td>
<td>63</td>
<td>constant</td>
<td></td>
</tr>
</tbody>
</table>

(b) 6 0 6 5 6 4 6 0 6 4 6 0 6 0 6 4 0 1 1 2 A 0 3 2 B 2 1 2 2 3 C [1]
(c) (i) Code optimisation [1]

(ii) LDD 234
ADD 235
ADD 236
STO 233 [1]

1 mark for first 2 lines, 1 mark for last 2 lines, with no other lines added

(iii) Code has fewer instructions/occupies less space in memory when executed
minimises execution time of code // code will execute faster [1]

3 (a) Any point 1 mark

sender’s IP address
receiver’s IP address
packet sequence number
checksum [Max 2]

(b) Any point 1 mark

email has been split up into packets
packet has destination address
packets pass through many different routers in journey
packets don’t take same route
routers use IP addresses
packets reassembled at destination to rebuild email [Max 3]

(c) Any point 1 mark

email message is only read when all of it is received
time delays due to lost/delayed packets not significant
so sending different packets by different routes is not issue/ is efficient
packets arriving out of order not an issue
no requirement for a continuous circuit (circuit switching) [Max 2]

(d) Circuit switching [1]

(e) e.g. real-time video/video conferencing [1]

Any point 1 mark

circuit made available is dedicated to this communication stream
full bandwidth available/no sharing
no lost packets
guaranteed quality of service [Max 2]
4  (a)  Description

Makes extensive use of general purpose registers  RISC

Many addressing modes are available  CISC

Has a simplified instruction set

I mark for correct arrow from each description

(b) (i)  Time Interval

<table>
<thead>
<tr>
<th>Stage</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fetch instruction</td>
<td>A</td>
<td>B</td>
<td>C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Decode instruction</td>
<td>A</td>
<td>B</td>
<td>C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Execute instruction</td>
<td>A</td>
<td>B</td>
<td>C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Access operand in memory</td>
<td>A</td>
<td>B</td>
<td>C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Write result to register</td>
<td></td>
<td></td>
<td></td>
<td>A</td>
<td>B</td>
<td>C</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Completing the As (1 Mark)

B in column 2, Row 1 (1 Mark)

Remainder completed (1 Mark)

(ii) With pipelining no of cycles = 7

Without pipelining no of cycles = 3 * 5 = 15

No of cycles saved = 8
5 (a) (i) \[ \overline{A}.B.C + A.B.\overline{C} + A.B.C \]

(ii)

\[
\begin{array}{c|cccc}
00 & 01 & 11 & 10 \\
\hline
C 0 & 0 & 0 & 1 & 0 \\
1 & 0 & 1 & 1 & 0 \\
\end{array}
\]

1 mark for each loop

(iii)

\[
\begin{array}{c|cccc}
00 & 01 & 11 & 10 \\
\hline
C 0 & 0 & 0 & 1 & 0 \\
1 & 0 & 1 & 1 & 0 \\
\end{array}
\]

Allow f.t. from (ii)

1 mark for each loop

(iv) \[ X = A.B + B.C \]

Allow f.t. from (iii)
(b) (i)

\[\begin{array}{cccc}
\text{AB} & & & \\
00 & 0 & 1 & 1 & 0 \\
01 & 0 & 0 & 0 & 0 \\
11 & 0 & 0 & 1 & 0 \\
10 & 0 & 1 & 1 & 0 \\
\end{array}\]

1 mark row headings
1 mark column headings
1 mark per 2 correct rows (based on headings)

(ii)

\[\begin{array}{cccc}
\text{AB} & & & \\
00 & 0 & \text{loop} & 1 & 0 \\
01 & 0 & 0 & 0 & 0 \\
11 & 0 & 0 & 1 & 0 \\
10 & 0 & 1 & 1 & 0 \\
\end{array}\]

1 mark for loop with two 1s
1 mark for looping the four 1s

(iii) \[X = B.D + A.B.C\]
6 (a) A program is the written code (“static”) 
A process is the executing code (“dynamic”) [1]

(b) running, ready:
when process is executing it is allocated a time slice (running state) // process is allocated time on processor [1]
when time slice completed process / interrupt occurs can no longer use processor even though it is capable of further processing (ready state) [1]

ready, running:
process is capable of using processor (ready state) [1]
OS allocates processor to process so that process can execute (running state) [1]

running, blocked:
process is executing (running state) when it needs to perform I/O operation [1]
placed in blocked state – until I/O operation completed [1]

(c) when I/O operation completed for process in blocked state [1]
process put in ready state [1]
OS decides which process to allocate to processor from the ready queue [1]

(d) high-level scheduler:
decides which processes are to be loaded from backing store [1]
into memory / ready queue [1]